Trapping effects were evaluated by means of pulsed measurements under different quiescent biases for GaN/AlGaN/GaN and GaN/InAlN/GaN. It was found that devices with an AlGaN barrier underwent an increase in the on-resistance, and a drain current and transconductance reduction without measurable threshold voltage change, suggesting the location of the traps in the gate-drain access region. In contrast, devices with an InAIN barrier showed a transconductance and a decrease in drain associated with a significant positive shift of threshold voltage, indicating that the traps were likely located under the gate region; as well as an onresistance degradation probably associated with the presence of surface traps in the gate-drain access region. Furthermore, measurements of drain current transients at different ambient temperatures revealed that the activation energy of electron traps was 0.43 eV and 0.38 eV for AlGaN and InAIN barrier devices, respectively. Experimental and simulation results demonstrated the influence of device geometry on the observed trapping effects, since devices with larger gate lengths and gate-to-drain distance values exhibited less noticeable charge trapping effects.
Introduction
AlGaN/GaN high electron mobility transistors (HEMTs) have been demonstrated to be promising candidates for commercial RF power and high-voltage switching applications, especially at high temperature [1] [2] [3] [4] . This suitability is due to the physical properties of GaN, such as wide bandgap, high breakdown voltage, and high electron mobility and saturation velocity. The intensive research carried out by many groups worldwide has led to the optimization of different aspects of HEMTs, among which are material quality and control of the surface [5] . Consequently, record device performances have been achieved in recent years. Nakajima et al reported a high output power of 900 W at 2.9 GHz and 81 W at 9.5 GHz [6] , whereas Chung et al presented a cut-off frequency (f T ) of 224 GHz [7] and a maximum frequency (f max ) of 300 GHz [8] . Recently, 150 nm gate length T-gate devices, grown on Si substrates, have reached a Johnson's figure of merit of 8.32 THzV [9] . Moreover, great efforts have been made in the investigation of lattice-matched InAlN-barrier HEMTs since they could potentially present no strain, which could improve the heterostructure stability [10] and long term reliability. A higher 2-dimensional electron gas (2DEG) density would be induced mainly by the larger spontaneous polarization compared to the AlGaN barrier [10] [11] [12] . Jardel et al presented devices with excellent power performance even in Ku band [13] , and Lee et al reported lattice-matched InAlN/GaN HEMTs with an InGaN back barrier on a SiC substrate showing a record f T of 300 GHz for 30 nm gate length devices [14] .
In spite of the excellent results shown in recent years, GaN-based device performance can still be limited by dispersion effects related to the presence of surface, bulk, or interface traps [15] [16] [17] . One of the most well-known trapping phenomena is the current collapse, which is a temporary recoverable reduction in drain current (7 D ) under the application of a high drain field in the ON-state [17, 18] . The performance degradation due to charge trapping is related to intrinsic and extrinsic degradation mechanisms. Whereas the intrinsic effects are present prior to device operation, the extrinsic effects are generated by stressing the device during operation. The intrinsic effects are related to defect states which appear during growth and fabrication. They range from point defects (impurities and vacancies) to structural defects (threading dislocations, stacking faults, or screw dislocations) [19] .
The evaluation of trapping effects is essential because they are not only a performance-limiting factor, but also a key issue in terms of reliability [18] . There are several techniques for the characterization of trapping phenomena in GaN-based HEMTs, as described in [17] . For example, gate (drain) lag measurements, based on the analysis of the 7 D delay in response to a gate (drain) voltage change, can provide information on the time constants of the trapping phenomena [16, 20] . Double-pulse /Q-^DS an d ID-VGS measurements allow the quick and reliable characterization of current collapse, as well as the extraction of valuable information regarding changes in I&, threshold voltage (VTH), and onresistance (RON) [17, 21] . The study of / D transients from OFF-state (a negative gate bias lower than VJH, or a high drain-gate voltage) to ON-state through multi-exponential transient measurements provides accurate extraction of the trap activation energy (E A ) applying the Arrhenius plot [20, 22] .
On the other hand, the optimal device layout design depends on the specific application requirements. In general, sub-micron gate length (L G ) devices are more suitable for RF applications, whereas larger gate-to-drain distance (L GD ) increases the breakdown voltage (VBD)-However, other factors, such as the influence of the geometry on self-heating, need to be considered during the device design [23] . Similarly, the device geometry may also affect the trapping effects observed; however, no results concerning this topic have been found in the literature. Therefore, a deep study, by means of both, experimental and simulation tools, can be useful for the optimization of the device design.
In this paper, we present an extensive analysis of trapping phenomena in both GaN/AlGaN/GaN and GaN/InAlN/GaN HEMTs, and quantify the possible location and E A of measured trap levels. Moreover, we evaluate the trapping effects as a function of the device geometry (mainly L G and L GD ) to demonstrate its influence on the DC-RF dispersion.
Experimental details
The heterostructures were grown by metal-organic chemical vapour deposition (MOCVD) on 4H-SÍC substrates. The detailed structure of the samples is the following: 1 nm GaN/ 22 nm Alo.29Gao.7iN/L4jum GaN/400/wm 4H-SÍC; and 3 nm Figure 1 shows a picture and a simplified scheme of the devices under study.
Preliminary dc characterization was performed in devices with WQ= 100//m, L G =3j«m, and L GD =10j«m. Table 1 shows the main electrical parameters obtained. The on-resistance (RON) was calculated as the inverse of the slope of the linear fitting of drain current (7 D ) in the linear region for VGS = 0V. The threshold voltage (V T H) was extracted from the intercept of the fitting line of the transconductance (g m ), whereas the carrier concentration (n s ) and the mobility (/¿H) were extracted from the Hall measurements done in Van der Pauw structures. InAIN barrier devices showed better dc performance, as evidenced by a higher /o.max an d gm.max as well as lower RONThe equipment used in the pulsed measurements consisted of a low/high temperature Janis probe station and a system formed by a Yokogawa DLM2000 digital oscilloscope and an Agilent 81150A pulse function arbitrary noise generator, remotely controlled by software. Figure 2 shows the scheme of the set-up.
Trapping effects were evaluated by double-pulsed measurements similarly to those described in the literature [17, 21] . In these measurements, the device was first biased in OFF-state during 99 /¿s (T Q FF)> anc ' t^len turned to the ONstate by changing the gate and drain voltages synchronously during a pulse width (TON) of 1 /¿s. As table 2 reports, five different quiescent points (Q points) were adopted. Point A was taken as reference since it presents negligible electron trapping. In the case of the other Q points, increasing the V D s. Q the gate-to-drain reverse bias is also increased, which leads to more trapping effects. Figure 2 . Scheme of the set-up. [21] . Moreover, they also concluded that the use of proper trap filling voltages could provide valuable information about the location of the traps [21] . Therefore, devices were tested at 80 °C using two 
and the other in the saturation region (M2) to choose the optimal bias point. In addition, three different trap filling voltages (VGS.F> ^DS.F) were also used, two in OFF-state (Fl and F2) and one in semi ON-state (F3), in order to select the more adequate trap filling voltages. / D transient measurements at different ambient temperatures (T^^ were carried out and the activation energy of the traps (EA) was extracted from the Arrhenius plot. The following stretched multi-exponential function was used to fit the I D transients:
where A¡ is the amplitude, T, the typical time constant and fi¡ is the non-exponential stretching-factor of the N detected charge emission (A,->0) or capture (A,-<0) processes. Depending on the sample under study, Af can take values in between 2 and 4 [21] . We used this function due to its good accuracy reported in [21] in comparison with other fitting methods [18, 24] . Finally, we evaluate the influence of device geometry (L G and ¿GD) on tne observed trapping effects. To do so, V GSpulsed measurements defined as gate turn-on measurements in [20] were carried out using a fixed period (T) of 4 ms and variable pulse width (T ON ) from 1 ms to 1 /¿s in devices with different geometries. quiescent bias point E (described in table 2). Besides the observed degradation of RON, they also showed a reduction of g m (35% for the quiescent bias point E) without any V T H shift, as shown in figure 3(b) . Therefore, the current collapse in the AlGaN barrier devices was due to the presence of traps near the surface in the gate-drain access region [21, 25] . Concerning the InAIN barrier devices (figure 4), the B point is sufficient to induce a positive shift in the VTH value, which indicates the presence of traps in the region under the gate [17] . Moreover, the increase of ,R 0 N value as well as the reduction of the g m (50% and 59% respectively, for E point) when V DS quiescent voltage (C, D, and E points) revealed the trapping of electrons in the gate-to-drain region, which is activated by high gate-drain voltages (VQD) [17, 20, 26] .
Results and discussion

Trapping phenomena analysis
Comparing the results obtained for AlGaN and InAIN barrier devices under test, we can deduce that the RF performance of InAIN HEMTs could be more dramatically affected by the presence of traps, even if they presented a better dc performance (see table 1 ).
/ D transient measurements were performed to study the capture and emission kinetics. They were carried out in the saturation region, as the signal related to capture and emission of electron is clearer than that obtained in the linear region.
Different filling trap voltages were used to evaluate which is the most adequate for the extraction of E A . As figure 5(a) shows, an electron emission process (Tl) and an electron capture process (T2) were detected for AlGaN barrier devices. The peak labeled as Tl was enhanced by filling pulses with very negative VG S , which indicated that it was a gate-dependent trapping process. The chosen trap filling voltage was (-6 V, 8 V), since Tl related process had a typical time constant closer to the lower boundary of the acquisition window, which prevented the use of (-6, 20 V) to record this process at high temperatures. Figure 5(b) illustrates the differential signals related to the 7 D transient measurements done in InAIN barrier devices. They revealed the presence of an electron emission process (Tl') and two electron capture processes (T2', and T3'). The peak labeled as Tl' was detected when the filling voltage had very negative VGS, which indicated that it was a gate-dependent trapping traps acting as hole traps with an E A of 0.25 eV, uniformly distributed at the HEMT surface [16] . Although the origin of the donor surface traps is still a controversial issue, they are usually attributed to process damage, such as plasma and thermal damage, which generates nitrogen vacancies [31] .
Regarding the InAIN barrier devices, the extracted E A for Tl' was 0.38 eV (±0.02 eV), as shown in figure 7. A trap with similar E A (0.37 eV) was previously detected in InAlN/GaN HEMTs by Chikhaoui et al [32] . They suggested that this trap state is located at the InAlN/metal interface, which could be in agreement with the positive shift in V T n shown in figure 4 (b). They associated this trap state to a structural defect, specifically to dislocations in the InAIN barrier layer.
On the other hand, the extracted E A for the hole emission process T3' was 0.18 eV (±0.01 eV). Whereas no reports regarding hole traps with this E A value have been found in the literature for InAlN/GaN devices, Polyakov et al [30] determined hole traps with 0.18 eV for AlGaN/GaN HEMTs. Moreover, Faqir et al detected hole traps with identical E A , which were assumed to be a donor surface trap [33] . This can be associated with state defects introduced during the device fabrication, similarly to the donor surface trap (0.21 eV) detected in AlGaN barrier devices.
Furthermore, / D transient measurements using as filling trap voltage (-6 V, 12.5 V) were performed at varying T ñmb (see figure 7(b) ) in order to extract the E A for the hole capture process. As figure 7(c) shows, it resulted in 0.82 eV (±0.01 eV). Although hole traps with this E A have been not reported in InAlN/GaN devices yet, there is some literature related to these kinds of traps in AlGaN/GaN HEMTs. A donor-like trap with similar E A to T2' (0.86 eV) was reported by Polyakov et al for Fe-doped semi-insulating GaN structures [34] . Therefore, this trap could be introduced during the GaN buffer growth to achieve a semi-insulating behavior and hence is related to the material growth. where /o.Puised an d ^D.DC are the drain current measured under pulsed and dc biases, respectively. Figure 8 illustrates the GLR as a function of T Q N for AlGaN and InAIN barrier devices with L GD =15j«m and WQ= 100/mi and different L G . These devices presented GLR values lower than 1 indicating the 7 D collapse when V GS changes abruptly, which can be explained by the 'virtual gate' effect [15] . This virtual gate is assumed to be located in the gate-drain region, being in series to the depletion layer underneath the gate [35] and it acts as a negatively biased gate due to the presence of negative charge on the surface [20, 36] . Whereas the gate electrode potential is controlled by the applied gate bias, the virtual gate potential is controlled by the total amount of trapped charge in the gate-drain access region. Therefore, the frequency dependence of / D is linked to the time constants associated with charge de-trapping phenomena [36] .
Impact of L G and L GD on trapping effects
InAIN barrier devices presented more noticeable trapping effects than AlGaN barrier devices since they exhibited lower GLR values regardless of the device geometry (see figure 8) . Furthermore, AlGaN and InAIN devices showed different time-dependence of 7 D because the GLR value decreased dramatically for a different T Q N, 1 /<s and 1 ms in AlGaN and InAIN devices, respectively. Interestingly, devices with larger L G led to higher GLR and hence, less current collapse. This confirms that lower trapping effects will be observed in devices with larger L G and consequently, their dc-RF dispersion will be less noticeable. Figure 9 shows the GLR as a function of T Q N for AlGaN and InAIN barrier devices with L G =3/mi, WQ= 100/mi and different L GD . It illustrates similar results to those previously shown in figure 8 , which can be summarized as more trapping Moreover, devices with larger L GD presented higher GLR and hence, less current collapse. This confirms that lower trapping effects, and hence lower dc-RF dispersion, will be observed in devices with larger ¿GD-In order to better understand the L G and L GD influences on the observed trapping effects, we performed the following simulations implemented using commercial software (COM-SOL). Details of the simulation method can be found in [37] . The simulated device structure with AlGaN barrier was the same as that used in the experiments. We did not consider the detailed volume charge distribution since the GaN cap was very thin (1 nm), but considered it as surface charge on the AlGaN surface. According to the studies in [38] , ionized donor-like traps (positively charged) were assumed on the AlGaN surface which can neutralize partial negative polarization charge. Note that the total surface charge density is a summation of positive charge of the ionized donor-like traps and the negative charge of the polarization. In the simulations, we fixed the polarization charge to 10 q cm" at the AlGaN/ L G (urn) in OFF-state, the donor-like traps near the drain-side gate edge were filled by the electrons tunneling from the gate metal. These filled traps were not charged and therefore led to higher density of the total negative surface charge and lower 2DEG density, usually termed 'virtual gate' phenomenon, as was previously explained. Figure 10 shows the distribution of the simulated electric field magnitude IEI on the AlGaN surface as a function of L G variation from 3 ¿tan to 6 f¿m with fixed L GD =15j«m, figure 10(a) , and varying L GD 10 ¿tan to 20 f¿m with fixed L G = 3j«m, figure 10(b) . The maximum IEI indicates the position of the drain-side gate edge. The devices were biased in OFF-state with V GS = -6 V (<V T H) and V DS = 3.5 V. In the simulations, a beveled gate edge was used in order to avoid the singularity of the electric field there, which was expected to be similar to the practical shape [39] . The maximum IEI and its distribution remained almost unchanged varying under L G or L GD variation. As we mentioned before, the surface traps were filled by the electrons tunneling from the gate metal. This tunneling current may be determined by IEI. The electron surface transport as well as transient process of trapping and de-trapping were not addressed as they go beyond the scope of the present work. It was unknown yet exactly about the electron transport mechanisms on the barrier surface, therefore we will neither address this nor the transient process of trapping and de-trapping in the simulations. However, due to the unchanged IEI, it is assumed that the devices with different geometries (different L G or L GD ) have the same virtual gate length with the same probability of traps occupancy. Specifically, in the simulations, we set the virtual gate length as 0.4 /¿m with the total negative charge density of -9xl0
12 qcm" 2 . Figure 11 shows the simulated electron density for the device with and without virtual gate (see the indicated virtual gate in the graph). As expected, the electron density under the virtual gate was reduced significantly.
The 
AR VG did not change for different device geometries due to the fixed virtual gate length and the fixed total charge density, as described before. Also, the devices were biased in the knee region of 7 D (V GS = 0 V and V DS = 5 V, the same as the experimental biases), in which the access resistances between the gate and source/drain contact influenced by L SG and L GD are comparable to the channel resistance under the gate influenced by L G . In other words, R T does not mainly concentrate at the drain-side gate edge. Therefore, devices with larger L G or L GD had larger R T , smaller ARVQ/R T , and thus larger GLR.
Conclusion
We have evaluated the trap phenomena in AlGaN and InAlN barrier HEMTs. In spite of the better dc performance of InAlN barrier devices, they showed more remarkable trapping effects, in terms of higher 7 D and g m decrease and greater ,R 0 N increase under double-pulsed conditions. The traps in the AlGaN barrier HEMTs under study were probably located in the gate-drain access region, since the double-pulsed characterization showed a decrease of g m and 7 D but without significant shift of V T n-In contrast, our InAlN barrier devices presented a reduction of 7 D associated with a positive V T n shift, indicating the presence of traps under the gate region; as well as a degradation of both g m and .RON attributed to traps located in the gate-drain access region. / D transient measurements enabled the identification of traps and the extraction of their E A in devices with both AlGaN and InAlN barriers whose results are summarized in table 3. Finally, experiments and simulations confirmed the influence of device geometry on the observed trapping effects, which are less noticeable for devices with larger L G or L GD .
